







FIG. 1B






FIG. 2

FIG. 3A




FIG. 3B




FIG. 3C





FIG. 4

FIG. 5A





FIG. 5B




FIG. 5C




FIG. 5D




FIG. 6




FIG. 7




FIG. 8A




FIG. 8B




FIG. 9

FIG. 10A

FIG. 10A is a block diagram of a JTAG tap controller circuit. The circuit includes a BYPASS REGISTER (1001) with inputs SI and CS, and output SO. A CONNECTION CIRCUITRY (1004) is connected to the BYPASS REGISTER and a DATA REGISTERS block (1007). The DATA REGISTERS block is connected to an INSTRUCTION REGISTER (1008) and a MUX (1009). The INSTRUCTION REGISTER is connected to the DATA REGISTERS and a TAP LOCK (1010). The TAP LOCK is connected to the INSTRUCTION REGISTER and a TAP CONTROLLER (1011). The TAP CONTROLLER is connected to the INSTRUCTION REGISTER, DATA REGISTERS, and MUX. The MUX is connected to a FF (1012) and an OR (1013). The OR is connected to the FF and a TDO (1014). The TDO is connected to the OR and a TDO/SO output. The circuit also includes a "LOCK OUT" signal (1005) and an "OTHER CONTROL" signal (1006). The circuit is controlled by TDI/SI, TMS/CS, TCK, TRST, and TDO/SO signals.






FIG. 11




FIG. 13

FIG. 12A






FIG. 12B






FIG. 15






FIG. 17

FIG. 16



















FIG. 19A










FIG. 29










FIG. 30










FIG. 38




FIG. 39

